thirdpartymirrors/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2025-10-30 07:11:38 +00:00
Code Issues Projects Releases Packages Wiki Activity Actions

Some instruction fixes.

Browse source
This commit is contained in:
Skyth 2024-09-11 12:22:58 +03:00
parent 6e48ca31ab
commit cf9522a662
1 changed files with 3 additions and 3 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

6
PowerRecomp/main.cpp
View file

@ -320,7 +320,7 @@ int main()
break;
case PPC_INST_MFLR:
std::println(f, "\tctx.lr = ctx.r{}.u64;", insn.operands[0]);
std::println(f, "\tctx.r{}.u64 = ctx.lr;", insn.operands[0]);
break;
case PPC_INST_MFMSR:
@ -339,7 +339,7 @@ int main()
break;
case PPC_INST_MTLR:
std::println(f, "\tctx.r{}.u64 = ctx.lr;", insn.operands[0]);
std::println(f, "\tctx.lr = ctx.r{}.u64;", insn.operands[0]);
break;
case PPC_INST_MTMSRD:
@ -390,7 +390,7 @@ int main()
break;
case PPC_INST_ORI:
std::println(f, "\tctx.r{}.u64 = ctx.r{}.u64 | {}", insn.operands[0], insn.operands[1], insn.operands[2]);
std::println(f, "\tctx.r{}.u64 = ctx.r{}.u64 | {};", insn.operands[0], insn.operands[1], insn.operands[2]);
break;
case PPC_INST_ORIS: